Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

Using 5 NAND Gates to prove that there is a hardware problem was very useful, but for a production run using a single chip to replace these is the next step.

...

Looking through the data sheets for a Texas Instruments VC1 chip found the following timings:-

Part NoChipManufactureSpeed nS
PackagePrice



MinTypMax


1741279

SN74LVC1G139DCTR

Ti

<2.5
SM8$ 0.69

SN74LVC1G139DCUTTi / Farnell

<2.5
VSSOP£0.404

The 2-to-4 Line Decoder display fast times.

Here is the chip that has been chosen:-

Image Modified


PART NUMBERPACKAGEBODY SIZE (NOM)
SN74LVC1G139DCTSM8 (8)2.95 mm × 2.80 mm
SN74LVC1G139DCUVSSOP (8)2.30 mm × 2.00 mm


Full Data Sheet for SN74LVC1G139 2-to-4 Line Decoder & Timing

View file
namesn74lvc1g139.pdf
pageTurbocharging the decode chip
height

150

250

Image Modified


This chip on its own provides the logic for the Z88 application.

...

Truth Table of Decode Chip

InputsOutputs
B
/CE 
A
A19 
/Y1
/CE1 FLASH 
/Y0
/CE0 RAM 
0010
0101
1X11

Circuit Diagram using 2-to-4 Line Decoder

...

Building the circuit on a breadboard externally

Components required

Image Modified

Image Modified

2 MSOP-8 AND 1 VSOP to IC adaptors were obtained in addition to the 5 2-to-4 Line Decoder chips.
This circuit could now be bread-boarded and tested outside the Z88 card case.

...