Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

...

Introduction

The decoder chip above works. It replaces 1/4 of the 74139 for the Z88 design.

For Two designs were considered for the full 74139 version,

  • adding 2 OR, dual logic gates to the outputs

...

  • to enable the /CE signal to the design.
  • or using 4 decoder chips.

Adding 2 OR, dual logic gates, proved to be cumbersome. It became a 6 chip design, with the OR gates being a slightly larger chip size. This became difficult to fit within the 16 pin DIL footprint.

If the decoder chip replaced 1/4 of the 74139, could 4 of them do the job? Unfortunately no matter how hard I tried, I could not make the logic to work.

Choosing the

...

DECODER chips

Looking through the data sheets for a Texas Instruments VC1 chip found the following timings and package details:-

Part NoChipManufacture/Speed nSPackageDrawingmmPrice
MinTypMax


DistributorMax

Pad PitchPad WidthLength
1741279
SN74LVC2G32QDCURQ1

SN74LVC1G139DCTR

Ti<2.5SM8DCT0.650.34.25$ 0.
55
69

SN74LVC1G139DCUT DecoderTi / Farnell<2.5VSSOPDCU0.50.253.20£0.404

The 2-to-4 Line Decoder display fast timessame decoder chip has been chosen.

Here is the chip that has been chosen:-


Image Modified


PART NUMBERPACKAGEBODY SIZE (NOM)
SN74LVC2G32QDCURQ1
SN74LVC1G139DCT
VSSOP
SM8 (8)2.
30
95 mm × 2.
00
80 mm


Full Data

...

Sheets for SN74LVC1G139DCT

View file
name

sn74lvc2g32-q1

sn74lvc1g139.pdf
pageTurbocharging the decode chip
height250

Image Modified


This chip provides the logic for the /CE signal.

Circuit Description

There are 2 inputs A and B. The /CE signal enables the chip.

Logic Lab Test v Truth Table

The decoder logic was and OR gates were checked against the Simplified Schematic with thanks to http://www.neuroproductions.be/logic-lab/ for the simulator.


Inputs Enable SelectOutputs

/CEAB/Y3/Y2/Y1
/Y0
000001110
010011101
020101011
030110111

1XX1111



/CE = 0/CE = 1

00

Image Modified

Image Modified

01

Image Modified

Image Modified

02

Image Modified

Image Modified

03

Image Modified

Image Modified


The eight combinations all agree.

...

http://www.neuroproductions.be/logic-lab/index.php?id=64758

Trying to get this to work

http://www.neuroproductions.be/logic-lab/index.php?id=67507

Circuit Diagram using a 2-to-4 Line Decoder and 2 Dual OR Chips.

2-to-4 Line Decoder

Updated 17/11/2016To be Updated wrong circuit displayed

View file
name20161117c Turbo Decoder - Z88 Card.pdf
pageTurbocharging the decode chip
height250

All the components required cannot be are fitted on a single card. The design has been split onto two cards. The first PCB is just for the Z88

Testing the Circuit

The 2 to 4 line decoder has been tested using /CE to select the top half of the device. Now the /CE signal needs to be tested using the two NAND gates connected to the output of Y0 and Y1. A1 is connected to GND so that only Y0 and Y1 are used.

2-to-4 Line Decoder and 2 Dual OR Chips

If a full 74139 74xx139 chip is required another PCB with the extra components it can be either be

  • piggy backed (using the DIL connections) to this Z88 Turbo card if the 16 Pin SOIC footprint is required or
  • used on its own with pins, plugged into a 16 pin DIL socket on the board where the original 74xx139 was..

Headers and Sockets



Building the circuit on a breadboard externally

Components required

Image Removed

Image Added

Image Modified

2 MSOP-8 IC adaptors were 1 SSOP8 IC adaptor was obtained in addition to the DUAL TWO-INPUT POSITIVE-OR GATE chipsGATE chip
This circuit could now be bread-boarded and tested as a 1/4 139 as the other 3/4 of the chip is the same logic.

Info
titleFootprint is different for the Decoder and NAND gates

The decoder and NAND gates chips have different footprints.0.5 mm pitch for the decoder and 0.65 mm pitch for the NAND Gates.


This photo needs to be replaced with one showing the Decoder and the Dual NAND gates.

The four signal and power lines can be seen connecting the card to the breadboard.

...

The Games play without crashing.

Oscilloscope Readings

(This picture needs replacing)

...

Note
titleSignals not the same abbreviations as the circuit

The names of the signals on the scope are not all the same as shown in the circuit.

SignalScopeCircuit
A19A19A19
/CE1_CE1/CE1
/CE0_CE/CE0


Printed Circuit Board

2-to-4 Line Decoder

Main points

  • Small holes are drilled in the centre of the pads of H1,so that wire links may be used to connect the signals from the 512K/512K card to the PCB.
  • The pads of the footprint of the SOT-23-5 have been made longer, to enable easier soldering of the small parts.
  • The bottom Left Hand corner of the PCB matches the shape of the 512K/512K Card for easy alignment.

...

Main points

  • Fast low power decoder used
  • Fast low power NAND gates used
  • 4 Layer board used
  • All fits in a 16 DIL footprint

4 Layer Board

Signal lines are used on all 4 layers. This is because all eight terminals are used and it is the only way to get the connections out from the middle of the chip. Connecting power to the chips is easier as well using stub connections.

Power Allocation
top copperGND
inner 1GND
inner 2Vcc
bottomGND

Provisional Layout

To be updated when completed

The 7 layers

Here are the layers printed on A4 sheets. The board is small, zooming in is generally helpful.

...