Skip to end of metadata
Go to start of metadata

You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 12 Next »

Using 5 NAND Gates to prove that there is a hardware problem was very useful, but for a production run using a single chip to replace these is the next step.

Connecting to the 512K/512K Flash/RAM Card

This card is to replace the SO 16 74HC139 chip. This chip is removed (with C2) and this card connects to the SO 16 footprint.

SO 16 to 16 pin DIL convertor

A 16 way DIL connector has been included. This allows this card to be used as a SO 16 to 16 pin DIL convertor.

Choosing a Decoder chip

Looking through the data sheets for a Texas Instruments VC1 chip found the following timings:-

Part NoChipManufactureSpeed nS
PackagePrice



MinTypMax


1741279

SN74LVC1G139DCTR

Ti

<2.5
SM8$ 0.69

SN74LVC1G139DCUTTi / Farnell

<2.5
VSSOP£0.404

The 2-to-4 Line Decoder display fast times.

Here is the chip that has been chosen:-


PART NUMBERPACKAGEBODY SIZE (NOM)
SN74LVC1G139DCTSM8 (8)2.95 mm × 2.80 mm
SN74LVC1G139DCUVSSOP (8)2.30 mm × 2.00 mm

Full Data Sheet for SN74LVC1G139 2-to-4 Line Decoder & Timing

Circuit Description

This chip on its own provides the logic for the Z88 application.

There are 2 inputs,

  • A19 - Selects either the top half of the 1M memory space for the flash chip or the bottom half for the RAM using the A input.
  • /CE - Selects this chip.

Truth Table of Decode Chip

InputsOutputs
B
/CE 
A
A19 
/Y1
/CE1 FLASH 
/Y0
/CE0 RAM 
0010
0101
1X11


Circuit Diagram using 2-to-4 Line Decoder

Updated 17/11/2016


Building the circuit on a breadboard externally

Components required

2 MSOP-8 AND 1 VSOP to IC adaptors were obtained in addition to the 5 2-to-4 Line Decoder chips.
This circuit could now be bread-boarded and tested outside the Z88 card case.

The four signal and power lines can be seen connecting the card to the breadboard.

The Games play without crashing.

Oscilloscope Readings

(To be replaced by actual readings)

This produced the signals required.

This trace shows the Flash chip being selected (/CE1) in 3nS.

The RAM (/CE) would be the same timings.

Signals not the same abbreviations as the circuit

The names of the signals on the scope are not all the same as shown in the circuit.

A19A19A19
/CE1_CE1/CE1
/CE0_CE/CE0

Printed Circuit Board

Main points

  • Small holes 0.47 mm are drilled in the centre of the pads of H1,so that wire links may be used to connect the signals from the 512K/512K card to the PCB.
  • The pads of the footprint of the SOT-23-5 have been made longer, to enable easier soldering of the small parts.
  • The bottom Left Hand corner of the PCB matches the shape of the 512K/512K Card for easy alignment.

Final Layout?

The one pixel blue line for the board size is difficult to see unless viewed full size.

Layout with SO 16 footprint overlaid

This shows that the holes line up with pads that need to be soldered.

Layout over the original PCB

This shows the area of the original card the board will cover. C2 needs to be removed (if fitted).

The 7 layers

Here are the layers as a pdf file. The board is small, zooming in is generally helpful.



  • No labels